INTRODUCTION
of the image sensor with circuitry for both driving the image sensor and becoming increasingly important. A high degree of electronics integration on the focal-plane can enable miniaturization of instrument systems and simplify system interfaces. In addition to good imaging performance with high quantum efficiency, low noise, no lag, no smear and good blooming control, it is desirable to have random access, simple clocks, low system power, simple power supplies and fast read out rates.
The imaging chip described in this paper has demonstrated many of these capabilities and represents an important development in realizing a complete camera system on a single chill.
I'hc sensor uses active pixels, which denotes that active readout transistors are contained within each image pixel.
l'his active pixel sensor (AI'S) technology has many advantages over CCIk'. In this implementation, the pixel contains a photogate imaging element along with four transistors to perform the functions of readout, selection, and reset, Readout is achieved using a column parallel architecture which is mttltiplexed onc row at a time and then one column at a time through a single on-chip amplifierkmffer. DijLital circuits employ common logic elements to control row and address decoders and delay counters. Three modes of operation arc possible. These are photogate mode, photocliodc mode and differencin.g mode. The photogatc mode is the s[andard mode for this chip. The pbotodiodc mode alters the readout timing to be simila~ to that for photodiode operation. The differencing mode .
for highly integrated imaging systems for NASA deep space and plat~ctary spacccrai't.
DESIGN AND OPItI<ATION
A block diagram of the chip architecture is shown in figure 1 . '1'hc VI{-OLJ'1' (reset), and the digital outputs are FRAME and REAI). The signals.
ii~. '1'he cbifi can bc commanded to read out any area of interest within the 256x256 army. I'he decoder counters can bc preset to start and stop at any value that has been loaded into the chip via the &bil data bus. An alternate loading command is provided using the IIWALJ1.T input line. Activation of this line forces all counters to a readout window of 256x256. '1'hc chip is idle when the RUN command is deactivated. This is tl)c recommended time for setting the operating parameters. 1 Iowcvcr, these parameters can be set at any time because of the asynchronous nature of operation.
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When RllN is activated, the chip begins continuous readout of frames based on the parameters loaded in the control registers. When R(JN is deactivated, the frame in progress runs to completion and then stops.
'lhe CMOS AI'S, along with readout circuits, is shown schematically in fig. 2 . '1'he pixel unit cell consists of a photogatc (P(i), a source-follower input transistor, a row-selection transistor and a reset transistor. At the bottom of each column of pixels, there is a load transistor V1.N and two output branches to store the reset and signal levels.
Each branch consists of a sample and hold capacitor (CS or CR) with a sampling switch (S}1S or S} IR) and a second source-follower with a column-selection switch (COI ,). "1'hc reset and signal levels arc read out differentially, allowing correlated double sampling to suppress 1/f noise and fixed pattern noise (not k"l'C noise) from the pixel. A double delta sampling (lJIJS) circuit shorts the sampled signals during the readout cycle reducing column fixed pattern noise. These readout circuits are common to an entire colutnn of pixels. 1 he load transistors of the second set of source followers (V1 .P) and the subsequent clamp circuits and output source followers arc common to the entire array.
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lq'igure 2. ,Ychernatic of active pixel sensor ut~it cell atld readou( circuitr~'
.
'liming for the photogatc readout sequence is shown in fip,. 3. After a row has been selected, each pixel is reset (1<11S111) and the reset value is sampled (SHR) onto the }]olding capacitor CR. Next, the charge under each photogate in the row is transferred (PG) to the floating diffusion (} '[)). This is followed by sampling this level (S} 1S) onto holding capacitor CS. These signals are then placed on the output data bus by the column select circuitry. In the Photodiodc mode this process is reversed; first the charge under the photogate is read out and then the reset level is sampled. lhis mode would be primarily used if a photodiodc pixel was substituted in future designs.
in the differencing mode, the capacitors CS and CR are used to store signaj ft (ml the previous frame and the current frame. I'his is achieved by altering, the timing in the following way: Rather than starting with a reset operation, the signal on the floating diffusion is read out to one of t}le sample and hold capacitors, Ibis represents the previous pixel value, Ihc reset is then performed followed by a normal read operation. This value is then stored on the other sample and hold capacitor. The difference between these two signals is now the frame to frame difference.
A simplified expression for the output voltage of the reset branch of the column circuit is given by: Sequential readout of each column is as follows. First a column is selected. After a settling time equivalent to onehalf the column selection period, the DIY3 is performed to remove column fixed pattern noise in this operation, a 1)1)S switch and two column selection switches on eithet side are used to short the two sample and hold capacitors CS and CR. I'rior to the IJI)S opet-aticm the reset and signal column outputs (Vcol R and Vcol-S) contain their . . Nearly all parts were completely functional with only a few hafirlg a few defective pixel sites. No white spot problcrn was observed.
. ., Figure 4 shows the layout of the pixel cell. PG and RESET are routed horizontally in polysilicon while the pixel output k routed vertically h metal 1. Meta12 was routed within the pixel for rowr selection. Meta12 was also used as a light shield and covers most of the active area outside of the pixel array. The designed fill factor of the pixel \vas approximately 2 10/o. Figure 5 shows a photograph of the chip with the functional elements delineated. fig. 6 . The logo displayed in the upper left corner is a result of using nleta12 as a light shield to block out the underlying pixels in the array.
The output saturation level of the sensor is 800n~v when operated from a 5 V supply, Saturation is determined by the difference between the reset level on the floating diffusion node (perhaps 3 V) and. the minimum voltage allowed on the pixel source follower gate (e.g. threshold voltage of approx. 0.8 volts). This corresponds to a full well of approximately 75,000 electrons. This can be increased perhaps 47,000 e-per supply volt.
Dark current was measured by varying the master clock rate and the dark. An output-referred, room temperature, dark-current-induced-signal of 29 n~V/sec was measured, and good linearity was observed. Based on the conversion gain, this yields a dark current of less than 500 pA/cn~z. ". q +. q * .
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"'*+.*+ Noise in the chip was measured by sampling a small window at 100 kpixels/sec. l)ata was taken by a 16-bit analogto-digital convcrlcr card in a PC workstation. Noise was calculated from the variance in the pixel output signal over 1000 frames of data. Smaller window si?es resulted in faster effccti\e frame rates and lower dark signal levels.. Dark Current 29nw/sec 5 -SOOpA/cml --
